Multi-Input Threshold Gate Having Stacked and Folded Non-Planar Capacitors
Copyright © Targeted News Service 2024
2024-12-17
ALEXANDRIA, Virginia, Dec. 17 -- KEPLER COMPUTING INC., San Francisco, California has been assigned a patent (No. US 12171103 B1, initially filed March 14, 2022) developed by six inventors Rajeev Kumar Dokania, Beaverton, Oregon; Amrita Mathuriya, Portland, Oregon; Debo Olaosebikan, San Francisco, California; Tanay Gosavi, Portland, Oregon; Noriyuki Sato, Hillsboro, Oregon; and Sasikanth Manipatruni, Portland, Oregon, for "Multi-input threshold gate having stacked and folded non-planar capacito . . .