Forming Nanosheet Transistor Using Sacrificial Spacer and Inner Spacers
Copyright © Targeted News Service 2024
2024-11-26
ALEXANDRIA, Virginia, Nov. 26 -- ADEIA SEMICONDUCTOR SOLUTIONS LLC, San Jose, California has been assigned a patent (No. US 12154971 B2, initially filed May 9, 2023) developed by three inventors Kangguo Cheng, Schenectady, New York; Julien Frougier, Albany, New York; and Nicolas Loubet, Guilderland, New York, for "Forming nanosheet transistor using sacrificial spacer and inner spacers." . . .